Flip-Flops and Timers Questions and Answers

Practice Mode
Showing 10 of 20 questions
Q11
Which of the following describes the operation of a positive edge-triggered D-type flip-flop?
  • A If both inputs are HIGH, the output will toggle.
  • B The output will follow the input on the leading edge of the clock.
  • C When both inputs are LOW, an invalid state exists.
  • D The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
Answer: Option B
Q12
What is one disadvantage of an S-R flip-flop?
  • A It has no Enable input.
  • B It has a RACE condition.
  • C It has no clock input.
  • D It has only a single output.
Answer: Option B
Q13
Edge-triggered flip-flops can be identified by the triangle on the clock input.
  • A TRUE
  • B FALSE
Answer: Option A
Q14
The 555 timer can be used in either the bistable mode or the monostable mode.
  • A TRUE
  • B FALSE
Answer: Option B
Q15
J-K flip-flops are often used as switch debouncers.
  • A TRUE
  • B FALSE
Answer: Option B
Q16
Pulse-triggered flip-flops are identified by a bubble on the Q output terminal.
  • A TRUE
  • B FALSE
Answer: Option B
Q17
A one-shot is a special type of multivibrator, which must be triggered to produce each output pulse.
  • A TRUE
  • B FALSE
Answer: Option A
Q18
A D-type flip-flop is constructed by connecting an inverter between the Set and Clock terminals.
  • A TRUE
  • B FALSE
Answer: Option B
Q19
When using master-slave flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.
  • A TRUE
  • B FALSE
Answer: Option A
Q20
Electricity may be generated by a wire:
  • A carrying current
  • B wrapped as a coil
  • C that has neutral domains
  • D passing through a flux field
Answer: Option D
Electronics
Back to Electronics
Questions and Answers for Competitive Exams Various Entrance Test