Integrated-Circuit Logic Families Questions and Answers

Practice Mode
Showing 10 of 49 questions
Q21
Generally, the voltage measured at an unused TTL input would typically be measured between:
  • A 1.4 to 1.8 V.
  • B 0 to 5 V.
  • C 0 to 1.8 V.
  • D 0.8 to 5 V.
Answer: Option A
Q22
The IEEE/ANSI notation of an internal underlined diamond denotes:
  • A totem-pole outputs.
  • B open-collector outputs.
  • C quadrature amplifiers.
  • D tristate buffers.
Answer: Option B
Q23
The bipolar TTL logic family that was developed to increase switching speed by preventing transistor saturation is:
  • A emitter-coupled logic (ECL).
  • B current-mode logic (CML).
  • C transistor-transistor logic (TTL).
  • D emitter-coupled logic (ECL) and transistor-transistor logic (TTL).
Answer: Option D
Q24
The major advantage of TTL logic circuits over CMOS is lower propagation delay.
  • A TRUE
  • B FALSE
Answer: Option A
Q25
The data sheet for the 74 series of TTL ICs shows that Vcc has a range of 4.5 V to 5.5 V.
  • A TRUE
  • B FALSE
Answer: Option B
Q26
The major advantage of CMOS logic circuits over TTL is very low power consumption.
  • A TRUE
  • B FALSE
Answer: Option A
Q27
The dc noise margins calculated using the proper values from a standard TTL data sheet are the worst-case margins. The typical dc noise margins are usually somewhat higher.
  • A TRUE
  • B FALSE
Answer: Option A
Q28
The principal advantage of MOS ICs over TTL ICs is their fast operating speed.
  • A TRUE
  • B FALSE
Answer: Option B
Q29
The CMOS series that is pin-compatible with the TTL family is the 4000 series.
  • A TRUE
  • B FALSE
Answer: Option B
Q30
The TTL HIGH level source current is higher than the LOW level sinking current.
  • A TRUE
  • B FALSE
Answer: Option B

📚 More from Digital Electronics

← All Topics 🎯 Practice ⏱️ Take Test 🔍 Search
Digital Electronics
Back to Digital Electronics
Other Subjects
Questions and Answers for Competitive Exams Various Entrance Test